XYZ³nÅé«æ¥ý¾W

Altera Quartus II v9.1 SP2 Linux Update ­^¤å¥¿¦¡ª©(Altera (FPGA)¹q¤l³]­p³nÅé)(DVD¤@¤ù¸Ë)



-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
³nÅé¦WºÙ:Altera Quartus II v9.1 SP2 Linux Update ­^¤å¥¿¦¡ª©(Altera (FPGA)¹q¤l³]­p³nÅé)(DVD¤@¤ù¸Ë)
»y¨tª©¥»:­^¤åª©
¥úºÐ¤ù¼Æ:³æ¤ù¸Ë
¯}¸Ñ»¡©ú:
¨t²Î¤ä´©:WIN 9x/WIN ME/WIN NT/WIN 2000/WIN XP/WIN 2003
³nÅéÃþ«¬:Altera (FPGA
µwÅé»Ý¨D:PC
§ó·s¤é´Á:2010/5/4
©x¤èºô¯¸:www.altera.com.cn/q2whatsnew
¤¤¤åºô¯¸:www.altera.com.cn/q2whatsnew
³nÅ鲤¶:
¾P°â»ù®æ:180
-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=




¯}¸Ñ»¡©ú:¦w¸Ë§¹¦¨«á¡A½Ð±N¥úºÐ \SHooTERS ¥Ø¿ý¤UªºÀɮסA½Æ»s¨ì¥Dµ{¦¡ªº
¦w¸Ë¥Ø¿ý¤º¤¤§Y¥i¯}¸Ñ!



³nÅ鲤¶:

      

Altera Quartus II v9.1 SP2 Linux Update ­^¤å¥¿¦¡ª©(Altera (FPGA)¹q¤l³]­p³nÅé)(DVD¤@¤ù¸Ë)










Quartus II ³nÅé9.1«Ø¥ß¦bAltera³]­p³nÅé¤@ª½«O«ùªº®Ä¯àÀu¶Õ°ò¦¤W¡C¹ï©ó°ªºÝFPGA¡A
³nÅé¹ê²{¤F·~¬É³Ì§Öªº½sĶ®É¶¡¡A¹L¥h5¦~¤¤¡A½sĶ®É¶¡¥­§¡¨C¦~ÁYµu 20¢H¡C³Ì·sª©³nÅé
½sĶ®É¶¡¤WªºÀu¶Õ¨Ó¦Û¤_§ó°ª®Äªº§G§½§G½uºtºâªk¡A§ó¦nªº¦h³B²z¾¹¤ä´©¥H¤Î§ó§Öªº®É§Ç
ÅX°Êºî¦Xµ¥¡C

§Ö³t­«·s½sĶ¹ê²{¤F§ó§Öªº³]­p­¡¥N

§Ö³t­«·s½sĶ·s¯S©Ê¨ÏQuartus II³nÅé¯à°÷¶i¤@¨BÁYµu³]­p½sĶ®É¶¡¡C¹B¦æ¥þ½sĶ¤§«á¡A
¶i¦æ¤pªº¤uµ{Åܧó(ECO)³]­p­×§ï®É¡A§Ö³t­«·s½sĶ¯S©Ê¤j¤j´£°ª¤F³]­p¤H­ûªº®Ä¯à¡A»P
¦A¦¸¹B¦æ³]­p¥þ½sĶ¬Û¤ñ¡A½sĶ®É¶¡¥­§¡ÁYµu¤F50¢H¡C¦b®É§Ç¹Gªñ¹Lµ{¤¤¡A§Ö³t­«·s½sĶ
«O¯d¤W¦¸³]­p§ï°Ê´Á¶¡ªºÃöÁä®É§Ç¡A©úÅã´£°ª¤F³]­p¤H­ûªº®Ä²v¡C

ÂX®i¤F¹ï·sCyclone IV FPGAªº¾¹¥ó¤ä«ù

Quartus II ³]­p³nÅé9.1¤ä´©¤TºØ³Ì¤pªºCyclone IV GX¾¹¥ó¡AQuartus II³]­p³nÅé9.1 SP2
±N¤ä´©¨ä¥LªºCyclone IV¾¹¥ó¡C
¡C³o¤@ª©¥»ªºQuartus II³nÅéÁ٤䴩 StratixR IV E EP4SE820 FPGA¡X¡X·~¬É±K«×³Ì°ªªº820K
ÅÞ¿è³æ¤¸(LE) FPGA¡C¬°Altera³Ì·sFPGA¨t¦C´£¨Ñ¤ä´©¨Ï«È¤á¯à°÷°¨¤W¨³³t¶}©l³Ì·sªºCyclone
©MStratix FPGA³]­p¡C 

Quartus II³nÅé9.1ªº¨ä¥L¯S©Ê¥]¬A¡G

* º¥¶i¦¡½sĶ«D¯x§Î¤À°Ï¡X¡X«D¯x§Î°Ï°ì¨Ï¥Î¤á¯à°÷«Ø¥ß§óºò´ê¡B§ó°ª®Äªº¥­­±§G§½¡A§ó®e©ö
¹ê²{°ª«~½è¼Ð·Ç¡C³o¤@·s¯S©Ê¬°¥Î¤á´£¨Ñ¤F§ó²³æ¤è«Kªº¤¶­±¡A¦b³]­p¹º¤À¹Lµ{¤¤¶i¦æºë
½T±±¨î¡C
* ¼W±jSSN¤ÀªR¾¹¤u¨ã¡X¡X³o¤@¤u¨ã¼W¥[¤F¹ïArriaR II GX FPGA©MStratix IV GX FPGAªº¤ä
«ù¡A¦b¤Þ¸}¤À°t´Á¶¡¡A¤Î®É¦^õX¥i¯à¥X²{ªº¦P®É¶}ÃöÂø°T(SSN)¹H³W°ÝÃD¡C
* ·sªºÂX®iIP°ò¥»¥]¡X¡X¤T­Ó·s°O¾ÐÅé±±¨î¾¹¤ä«ùRLDRAM II¡BQDRII / II+©MDDR1/2/3¡A¸Ó°ò
¥»¥]¼W¥[¨ì14­Óª¾ÃѲ£Åv(IP)¤º®Ö¡C
* ªì¨B¤ä´©VHDL 2008¡X¡XQuartus II³nÅé´£¨Ñ§óÆF¬¡ªº»y¨¥µ²ºc¡A¨Ï¥Î¤á¯à°÷¶}µo¥i­«¥Îªº¥N
½Xµ²ºc¡AÄ~Äò«O«ù¤F¸Ó³nÅé¦b»y¨¥¤ä´©¤Wªº»â¥ýÀu¶Õ¡C
* NiosR II³B²z¾¹¡X¡X²{¦b´£¨Ñªº¡§/e¡¨«¬Nios II³n®Ö³B²z¾¹¤£¦A»Ý­n³\¥i¶O¥Î¡C³o¤@ª©¥»ÁÙ¼Ð
»xµÛNios II³nÅéµo®i¤u¨ã¶}©l¤ä«ùEclipse¡A´£°ª¤F³nÅéµo®i®Ä²v¡C
* ÂX®iOS¤ä´©¡X¡X²{¦b¥i¥H¤ä´©Linux SUSE 10¡C

Ãö©óQuartus II³nÅé9.1¯S©Êªº¨ä¥L¸ê°T¡A½Ð³X°Ý www.altera.com.cn/q2whatsnew ¡C

Altera³nÅé¡B´O¤J¦¡©MDSP¥«³õ¸ê²`Á`ºÊChris Baloughµû½×»¡¡G¡§­±Á{¹wºâ§óºò±i¡B¬ãµo¸ê·½
´î¤Ö¥H¤Î³]­p¶g´ÁÁYµuµ¥¬D¾Ô¡A·í¤µªº³]­p¹Î¶¤¦]¦¹¤@ª½¦b´M§ä´£°ª®Ä¯àªº¦n¤èªk¡CQuartus 
II³nÅé¶V¨Ó¶V±jªº®Ä¯àÀu¶Õ¨Ï§Ú­Ìªº«È¤á¯à°÷§ó¨³³tªº±N¨äFPGA±À¦V¥«³õ¡A¦P®É­°§C¤F¤uµ{¶}¤ä¡C¡¨ 

»ù®æ©M¨Ñ³f¸ê°T

²{¦b¥i¥H¤U¸ü Quartus II³nÅé9.1­qÁʪ©©M§K¶Oªººô¸ôª©¡CQuartus II³nÅé­q¤á¥i¥H¦¬¨ì
ModelSim Altera¤Jªùª©³nÅé¡A¥H¤ÎIP°ò¥»¥]ªº¥þ³¡³\¥i¡A¥¦¥]¬A14­ÓAltera³Ì¬y¦æªºIP (DSP
©M°O¾ÐÅé)¤º®Ö¡C¤@­Ó¸`ÂIÂê©wªºPC³\¥iªº¦~«×³nÅé­qÁÊ»ù®æ¬O2,495¬ü¤¸¡A¥i¥H±q Altera eStore 
©ÎªÌ±ÂÅv¤À¾P°Ó¨ºùØÁʶR¡C

Altera²¤¶

AlteraRªº¥i½sµ{¸Ñ¨M¤è®×À°§U¨t²Î©M¥b¾ÉÅ餽¥q§Ö³t°ª®Ä¦a¹ê²{³Ð·s¡A¬ð¥X²£«~Àu¶Õ¡Aűo
¥«³õÄvª§¡C½Ð³X°Ýwww.altera.com ¡A©ÎªÌwww.altera.com.cn ¡AÁA¸ÑAltera FPGA¡BCPLD©MASIC
ªº¸Ô²Ó¸ê°T¡C








             


-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=